AI Architecture & Systems
1
Microarchitecture
2
Kernel
3
Compiler
4
Architecture
5
System
6
Algorithms
Microarchitecture
/
§1.5
Systolic Array Design
1.5.1
One-Dimensional and Two-Dimensional Systolic Arrays
#
1.5.2
Input Wavefronts, Data Skew, and Space-Time Scheduling
#
1.5.3
Array Fill, Steady-State Execution, and Drain
#
1.5.4
Weight-Stationary and Output-Stationary Arrays
#
1.5.5
Matrix Tiling, Boundary Handling, and Padding
#
1.5.6
Array Dimensions, Compute Utilization, and Operand-Supply Bandwidth
#
1.5.7
Multi-Array Organization and Reconfigurable Arrays
#
← Previous
1.4 Processing Elements and Matrix Compute Units
→ Next
1.6 Dataflow and Data Reuse